Abstract-Aggressive technology scaling has led to a signi cant reduction of device reliability. As a consequence Integrated Circuits (ICs) reliability became a major issue and Dynamic Reliability Management (DRM) schemes have been proposed to assure ICs' lifetime reliability. Though, up to date, various aging sensors have been proposed, few of them can provide real quantitative aging measurements. In view of this, we propose a direct measuring scheme by using the drain current as aging indicator. We designed a novel on-chip aging sensor able to detect the amalgamated aging effects of ICs caused by joint failure mechanisms. This is achieved by detecting the peak power supply current (Ipp) degradation from the device and/or circuit, which is a signature of the total drain current. Unlike the existing aging sensors which indirectly estimate the aging status of a device, the proposed sensor allows for direct aging assessment for single device and/or circuit blocks. Simulation results using the TSMC 65nm technology indicate that the proposed sensor can operate at 1GHz. Accelerated test simulation in Cadence for a set of ISCAS85 benchmark circuits indicates that the drain current exhibits a similar aging rate as the threshold voltage for the entire circuit lifetime, but with a better sensitivity towards the End-of-Life (EOL), which demonstrates the validity and practical relevance of the proposed aging monitoring framework.
I. INTRODUCTION
As technology is continuously scaling down to achieve higher performance and integration density, transistor reliability is becoming a rising concern. Transistors suffer multiple degradations concurrently under normal operating conditions, e.g., Negative Bias Temperature Instability (NBTI), Hot Carrier Injection (HCI), and Time-Dependent Dielectric Breakdown (TDDB). Due to these failure mechanisms, the device performance degrades and failure might occur during device's expected operational lifetime [15] , [9] . The slowly progressive performance degradation is known as "aging", which is re ected in the degradation of threshold voltage, channel carrier mobility, gate-oxide capacitance, etc.
Usually, Integrated Circuits (ICs) lifetime requirements are mostly made based on worst-case assumptions, which leads to highly conservative margins on technology parameters, resulting in the under utilization of the technology potential. To make better use of the technological improvement the pessimistic assumption should be relaxed and combined with a Dynamic Reliability Management (DRM) framework that relies on online sensors to measure the ICs aging status. In the recent past, a number of approaches for aging/reliability monitoring have been reported. In [13] , Kim et al. introduced an on-chip aging monitor for high resolution degradation measurements by detecting beat-frequency from a pair of ring oscillators. Keane et al. further extended this idea to an "allin-one" sensor for BTI, HCI, and TDDB in [11] . Though high precision can be achieved by their circuitry, a large area overhead is required (0.035mm 2 in 130nm technology). Karl et al. proposed compact in-situ sensors for monitoring NBTI and TDDB, respectively, in [12] . These sensors work in the sub-threshold region with leakage current to increase the sensitivity. Even though they require a small area overhead these sensors are sensitive to process, voltage, and temperature variations. Agarwal et al. proposed aging sensor designs integrated inside a ip-op to detect delay violation(s) in [4] , [3] . These designs are relatively small and can be potentially included in many chip ip-ops. However, this kind of sensor can only check delay violation in a static or quasi-static time window ("guardband"), and thus no quantitative aging information can be collected.
Nevertheless, all these sensors above have a common shortage that they cannot provide a direct measurement of the real aging status of the Circuit Under Observation (CUO). Previous work can be divided into two groups: (1) sensors that use performance comparison of fresh and stressed devices to get aging information; and (2) sensors that use timing violation checking in a prede ned "guardband". For the former group, the aging information is extracted from an additional stressed device, which is carefully placed to make it exposed to the same stressing environment as the CUO. Though high correlation can be achieved by a smart enough placement algorithm, such an approach increases the complexity and effort at design-time and still ends up with an indirect aging measurement. The latter group of sensors can detect the real aging of the CUO, however, they cannot give a quantitative measurement on aging, as mentioned in the above paragraph.
To overcome the common shortage of the existing sensors, in this paper we propose a novel online aging sensor able to directly measure the real circuit degradation under NBTI and HCI. The proposed sensor measures the CUO I pp value and converts it into a Pulse-Width Modulated (PWM) signal. The I pp value accurately re ects the aging information as its value is affected by the degradation of multiple aging sensitive device parameters such as the threshold voltage (V th ) and the carrier mobility (μ).
The major contributions of our work include:
• We derive the relationship between peak power supply current I pp degradation and multiple failure mechanisms and demonstrate that it can accurately capture the effect of multiple aging mechanisms; • We propose a novel aging sensor, which is capable of directly measuring the real IC aging status caused by the amalgamated effects of NBTI and HCI failure mechanisms; • With a V th sensor, only one transistor can be observed when the entire circuit is monitored with one sensor. The proposed method allows us to observe the entire circuit instead of a transistor, which substantially reduces the area overhead, alleviates the problem of nding the optimum location for the sensors and to extrapolate the overall circuit-level aging from the transistor-level aging; • We evaluate our proposal by means of simulations. We utilized a set of ISCAS85 benchmark circuits to validate our choice of using the drain current to monitor their aging status. Simulation results indicate similar aging trends for both the drain current I D and the threshold voltage V th , but with the I D exhibiting better sensitivity as the circuits approach their EOL. The rest of the paper is organized as follows: Section 2 presents the aging model describing the relationship between the peak current value and the IC aging conditions under multiple failure mechanisms. In section 3, the direct aging measurement framework is presented, followed by the description of the I pp -based sensor architecture and the corresponding performance evaluation. Section 4 validates experimentally the aging estimation accuracy and the feasibility of our proposal -using the drain current for direct aging monitoring. Section 5 concludes the paper with a summary of this work.
II. MODEL DEVELOPMENT
In prior work, the threshold voltage (V th ) is the most common physical parameter selected as indicator of transistor aging progress. However, aging sensors based on V th can only be used to monitor the aging status at transistor level. Thus, for circuit level aging measurements many such sensors are required. Moreover, sensor positioning and the extrapolation method that can bring aging information from transistor to circuit level are far from being trivial issues. Furthermore, V th is hard to be extracted directly without interrupting circuits' normal function. As a result, all V th based aging sensors make use of sacri ced devices in order to replicate the stress to which the circuit under observation is subjected to, leading to an indirect measurement. In order to measure the real aging status inside a circuit, we propose to use the power supply current (I p ) as aging indicator.
A. Power Supply Current in CMOS Logic
Power supply current I p is the total drain current passing through the supply voltage terminals. Without loss of generality, we start to determine the relationship between I p degradation and failure mechanisms on an inverter circuit. The operating regions of each transistor during a low to high input transition (i.e., the input voltage switching from "0" to "1"), are graphically illustrated in Figure 1 (d). During this progress, at some point (V in = V out = V M ), both transistors are saturated and the power supply current I p reaches the maximum value I pp because the V DS values are equal for both transistors. Further increase of input voltage will make the NMOS enter the linear region and as a consequence the drain current I D decrease until 0 (because the PMOS is switched-off by the gate overdrive voltage). The analysis is similar for the high to low input transition (when the input voltage changes from "1" to "0"). Summarizing, the current I p reaches a peak I pp during the input signal transition, when V in = V out .
The above analysis can be easily applied to more complex CMOS networks such as the general CMOS logic structure, depicted in Figure 2 (a). The PMOS devices are equivalent to a pull-up network and the NMOS devices are equivalent to a pull-down network. Since the input vectors to the pull-up and the pull-down networks are complementary in CMOS logic, the working regions of pull-up and pull-downs networks shift oppositely during input signal transitions. Thus at some point, the I p of the entire network will reach a peak I pp . For the fresh (unaged) devices, this peak value is constant for a given input pattern, so the degradation of the peak current can be chosen as indicator for assessing the aging status inside any (large) CMOS logic network. Based on the above analysis and since the global I pp is just a special case of I D (i.e., when the total drain current from both the pull-up and the pulldown networks reaches its maximum), we can consider the peak power supply current as a signature of the drain current. Therefore, without loss of generality, in the next section we shall derive the aging model for I pp using the drain current. 
B. Aging Effects on Power Supply Current
Generally, the drain current in the saturation region can be expressed as:
A more general form of the drain current can be expressed as:
Equation (1) and (2) indicate the relationship between I D and key device parameters, such as the mobility μ, the device threshold voltage V th , and the oxide capacitance C ox , which are degrading under joint NBTI and HCI induced stress. The peak power supply current is a special case of I D , i.e., the I D value which is equal in both the pull-up and the pulldown network. Therefore, as far as aging effects caused by amalgamated wearout mechanisms are concerned, I pp follows the same rule as I D does. NBTI is an intrinsic front-end-of-line wearout mechanism which occurs in PMOS transistors mainly when the gate is subjected to a negative input voltage. The NBTI-induced I D damage includes trap generation at the channel-dielectric interface and as well as inside the bulk of the dielectric. Consequently, the threshold voltage V th shifts and channel mobility μ degrades due to the trap generation. The V th degradation induced by NBTI can be expressed by:
where q is the electron charge and ΔN is the total trap density generated by NBTI. The mobility degradation can be described by the following equation [6] :
where μ 0 is the original channel mobility, α is a processdependent constant, and α ≈ 2.4 × 10 −12 cm 2 [14] . For small ΔN , using Δμ = μ 0 − μ, the channel mobility degradation can then be estimated by:
Assuming the threshold voltage shift and channel mobility degradation are independent progresses, then the change of I D can be expressed as:
Since the NBTI stress happens when PMOS is in saturation mode, applying the above equation to Eq.(1), yields:
Generally, V DS ≈ 0 when the channel is conducting. Inserting Eq. (3) and Eq. (5) into above equation, we can estimate the degradation of I D due to NBTI as follows:
which suggests that the fraction of I D degradation is proportional to the severity of NBTI wearout. Similarly, the HCI-induced degradation is also a combined effect of threshold voltage shift and channel mobility degradation, which implies that basically Equation (6) also holds true for HCI degradation. Hence, the amalgamated aging effects of NBTI and HCI can be written as:
where N nbti+hci is the total trap density generated by NBTI and HCI.
III. DIRECT AGING MEASUREMENT WITH A NOVEL SENSOR In this section, we describe the circuit architecture of the sensor that enables the proposed direct measurement of the NBTI and HCI induced aging effects. The block diagram of V th -based and proposed I pp -based aging measurement schemes are depicted in Figure 3 . Different from existing V thbased measuring scheme, our scheme measures the power supply current I p directly from the CUO. The sensor consists of a Built-In Current Sensor (BICS), which mirrors the transient I p current of the CUO, and sends it to a Currentmode Peak Detector (CPD). The CPD detects the peak value of the input current by using a current comparator, and holds the peak current for an adjustable time within a current memory, which allows the current-to-time converter (C2T) to translate the current value into a Pulse-Width Modulated (PWM) signal. With the PWM signal, the aging status of the CUO can be extracted by further processing with the model discussed in Section II. This aging information can be further utilized to implement a DRM system, which can provide the best system performance for certain given application and reliability requirements.
The key component of the proposed sensor is the CPD, which is described in detail in the following sub-section. In order to achieve a good accuracy, the C2T is carefully designed as well, and details are presented in Section III-B. For the current sensing we make use of the BICS approach proposed in [10] . Figure 4 depicts the proposed current peak detector, that is composed of: (i) a current memory cell with an adjustable memory holding time constant, to retain the peak current value, and (ii) a current comparator to determine if the present supply current value is bigger than the stored peak value, in which case the peak current value in the memory cell is updated. We denote by I p , the input current of the CPD, by I pm and I pp , the input and output current of the current memory cell, and by V ctrl , the output voltage of the current comparator. The current comparator [5] , compares the values of I p and I pm currents. When the comparator input current is positive, i.e., I p > I pm , the comparator input voltage increases to the upper rail voltage V DD , forcing the output voltage V ctrl to be low. The current memory cell consists of two regulated cascode stages [7] , which enables a better output swing and an increased output impedance. To describe the CPD operation, we distinguish between two functional stages: (i) the mirroring stage, characterized by I p > I pm (i.e., the CPD input current is bigger than the stored peak value), and (ii) the peak holding stage, characterized by I p < I pm (i.e., the CPD input current is smaller than the stored peak value, hence the peak value remains unchanged). During the mirroring stage, the comparator output voltage V ctrl is low, enabling the current memory cell via transistor M 4 , to mirror I p (i.e., I pp = I pm = I p ). During the peak holding stage, V ctrl is high, transistor M 4 is off, and the current memory cell holds the peak value of the I p current (i.e., I pp = I pm ). The storing capability is achieved using the gate-to-source capacitances of M 7 and M 10 , in parallel with the discharge path consisting of cross coupled transistors M 11 and M 12 and current source I bias . In this way, the discharging time constant can be controlled by the current I bias . The maximum peak current is limited by the sourcing ability of the comparator with feedback diode, while the minimum detected peak current is constrained by the comparator gain and the output impedance of the circuit under aging assessment.
A. The Current Peak Detector (CPD)

B. The Current-to-Time Converter (C2T)
The C2T converter, based on a thyristor delay element [8] , is depicted in Figure 5 . It receives as triggering input the comparator output voltage V ctrl and generates a time interval proportional to the value of the control current I pp . Its operation can be described as follows: When a rising edge of V ctrl is detected, the load capacitance charges from 0 to V DD , slower until the voltage V out reaches the threshold voltage of transistor M 2 , and faster for the remaining time to V DD , due to the feedback connection. The falling edge of V ctrl triggers the discharging of the voltage across capacitor C L through the drain-source capacitance of M 1 and the gate-source capacitance of M 2 . The transient waveform of the voltage across the load capacitance C L is presented in Figure 6 . The C2T time delay is de ned as the rising time of the converter voltage output and is given by the the relation:
where V thM2 denotes the threshold voltage of transistor M 2 .
C. Circuit Performance
The proposed aging sensor was implemented by using TSMC 65nm technology to analyze its performance. Figure 7 depicts the transient waveform of the I p current and its afferent peaks, at a frequency of 1GHz.
In order to assess the accuracy of the peak detector and current-to-time converter circuits, we use a two stage operational ampli er as test vehicle. The reliability analysis of NBTI and HCI aging is carried out using Cadence RelXpert and Virtuoso Spectre simulators [1] . Figure 8 presents current-totime converting results and the error evaluation of the peak detector circuit. The left axis represents the variation of the time delay T as a function of the control current I peak for a load capacitance C 1 = 1pF . The right axis represents the measured peak value of I p compared with the ideal peak value. For the purpose of illustration, we use a control current in the range 100uA ∼ 1mA, which results in a delay range of 120ns ∼ 40ns. Simulation results reveal that a fairly good linearity and accuracy are achieved.
IV. SIMULATION AND RESULTS
In order to validate and evaluate the feasibility of our proposal, i.e., using the peak value of the I p current as circuit aging monitor, we conducted accelerated testing simulation on the following ISCAS85 benchmark circuits: c499, which is a 32-bit single error correcting circuit comprising 202 gates and c880, which is an 8-bit ALU, comprising 383 gates. The benchmark circuits are synthesized using the standard cells from the 45nm NangateOpenCellLibrary [2] technology library. The reliability analysis is carried by using Cadence RelXpert and Virtuoso Spectre simulators [1] . As concerns the simulation environment, we employed several input aggression pro les consisting of different input patterns for each benchmark circuit. As environment parameters, we used a temperature of 27 • C, and a power supply V DD = 1.0V . We exposed the benchmark circuits to NBTI/PBTI and HCI wearout stress and adopted an EOL target of 10 years. For each benchmark circuit, we determined its critical path. Then we measured the percentage degradation of the V th and the drain current I D for every transistor on the critical path.
The percentage degradation of V th and I D for all devices in the c499 and c880 circuits are graphically illustrated in . In can be observed that for both considered circuits, for those devices which are less degraded (i.e., the percentage of degradation is small), the I D degradation is smaller than the V th degradation. As the degradation percentage becomes larger, the I D degradation value increases faster than the V th value and eventually, towards the conventional EOL (i.e., 10% degradation of circuit critical parameters), it becomes larger than the V th value. The improved sensitivity can be attributed to the dependence of I D on multiple aging critical parameters, such as the threshold voltage V th and the mobility μ. This means that the I D degradation could be a better indicator than the V th degradation is, if we are concerned with the reliability status of the IC more near its nal operating stage. Figure 9 (c) and (d) depict the correlations between the percentage degradations of V th and I D . As it can be seen from the gures, the percentage degradation of I D and V th are strongly correlated, which means that both of them indicate the same aging trend for all the devices. V. CONCLUSIONS In this paper, we proposed a direct aging measurement scheme with a novel aging sensor able to detect the amalgamated effects of NBTI and HCI. The sensor monitors the degradation of the peak power supply current in the Circuit Under Observation (CUO), enabling the measurement of the real aging status inside a circuit. The I pp -based aging sensor, implemented in a commercial 65nm technology can operate at 1 GHz. The validity of using the I D value to monitor the circuit aging, is analyzed and experimentally veri ed by means of simulation for a set of ISCAS85 benchmark circuits. Compared to conventional V th aging monitor, I D exhibits a better sensitivity as the circuit under aging assessment approaches its EOL, con rming the validity and practical relevance of the proposed aging monitoring framework. Figure 10 shows the evolution curve for the V th and I D degradation for 10-year simulation. The I D curve has the same aging rate as the V th , which con rms the validity of using I D as aging quanti er during the entire circuit lifetime.
